CMSIS-Core (Cortex-M)
Version 5.1.1
CMSIS-Core support for Cortex-M processor-based devices
|
Version Control | Version #define symbols for CMSIS release specific C/C++ source code |
Version Control per Core (Depricated) | Version #define symbols for CMSIS release specific C/C++ source code |
Compiler Control | Compiler agnostic #define symbols for generic C/C++ source code |
Peripheral Access | Naming conventions and optional features for accessing peripherals |
System and Clock Configuration | Functions for system and clock setup available in system_device.c |
Interrupts and Exceptions (NVIC) | Functions to access the Nested Vector Interrupt Controller (NVIC) |
Core Register Access | Functions to access the Cortex-M core registers |
Intrinsic Functions for CPU Instructions | Functions that generate specific Cortex-M CPU Instructions |
Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7] | Access to dedicated SIMD instructions |
FPU Functions | Functions that relate to the Floating-Point Arithmetic Unit |
MPU Functions for Armv7-M | Functions that relate to the Memory Protection Unit |
Define values | Define values for MPU region setup |
Systick Timer (SYSTICK) | Initialize and start the SysTick timer |
Debug Access | Debug Access to the Instrumented Trace Macrocell (ITM) |
TrustZone for Armv8-M | Functions that related to optional Armv8-M security extension |
Core Register Access Functions | Core register Access functions related to TrustZone for Armv8-M |
NVIC Functions | Nested Vector Interrupt Controller (NVIC) functions related to TrustZone for Armv8-M |
SysTick Functions | SysTick functions related to TrustZone for Armv8-M |
SAU Functions | Secure Attribution Unit (SAU) functions related to TrustZone for Armv8-M |
RTOS Context Management | RTOS Thread Context Management for Armv8-M TrustZone |
Cache Functions (only Cortex-M7) | Functions for Instruction and Data Cache |
I-Cache Functions | Functions for the instruction cache |
D-Cache Functions | Functions for the data cache |