_load_data_mem (internal signal)	data loaded into A/D data holding register
start	X
To AVD add a c_cs_bar sclk	<pre> / d0 / / d0 / / 14 , 15 , 16 , 17 , // t this time another //D conversion can e initiated by lowering s_bar. // there can be additional lock cycle(s) until cs_bar is sserted. It depends on if start a asserted or when it is asserted.</pre>
Driver inputs Driver outputs start adc_data_word bclk adc_cs_bar adc_bit_data cnt17 Timing sequence driving a Microchip MCP3201 ADC	WWU PMOD A/D - D/A Board adc_interface_logic.vhd timing diagram L.Aamodt 5/23/21