
EXTERNAL INTERRUPTS EXAMPLE USING A GPIO PORT






- Req1: When Switch SW is pressed, ISR will increment count variable
- Req2: Main code will light LEDs according to count value in binary sequence (Blue: 4, Green: 2, Red: 1)
- Req3: Main code will toggle its debug line DBG_MAIN each time it executes
- Req4: ISR will raise its debug line DBG_ISR (and lower main's debug line DBG_MAIN) whenever it is executing




KL25Z GPIO Ports with Interrupts

- Port A (PTA) through Port E (PTE)
- Not all port bits are available (packagedependent)
- Ports A and D support interrupts



FREEDOM KL25Z Physical Set-up



ARM

Building a Program – Break into Pieces

- First break into threads, then break thread into steps
 - Main thread:
 - First initialize system
 - initialize switch: configure the port connected to the switches to be input
 - initialize LEDs: configure the ports connected to the LEDs to be outputs
 - initialize interrupts: initialize the interrupt controller
 - Then repeat
 - Update LEDs based on count
 - Switch Interrupt thread:
 - Update count
- Determine which variables ISRs will share with main thread
 - This is how ISR will send information to main thread
 - Mark these shared variables as volatile (more details ahead)
 - Ensure access to the shared variables is *atomic* (more details ahead)



Where Do the Pieces Go?

main

top level of main thread code

switches

- #defines for switch connections
- declaration of count variable
- Code to initialize switch and interrupt hardware
- ISR for switch
- LEDs
 - #defines for LED connections
 - Code to initialize and light LEDs
- debug_signals
 - #defines for debug signal locations
 - Code to initialize and control debug lines




Configure MCU to Respond to the Interrupt

- Set up peripheral module to generate interrupt
 - We'll use Port Module in this example

Set up NVIC


- Set global interrupt enable
 - Use CMSIS Macro __enable_irq();
 - This flag does not enable all interrupts; instead, it is an easy way to disable interrupts
 - Could also be called "don't disable all interrupts"

Port Module



- Port Module connects external pins to NVIC (and other devices)
- Relevant registers
 - PCR Pin control register (32 per port)
 - Each register corresponds to an input pin
 - ISFR Interrupt status flag register (one per port)
 - Each bit corresponds to an input pin
 - Bit is set to 1 if an interrupt has been detected

Pin Control Register



- ISF indicates if interrupt has been detected - different way to access same data as ISFR
- IRQC field of PCR defines behavior for external hardware interrupts
- Can also trigger direct memory access (not covered here)

IRQC	Configuration
0000	Interrupt Disabled
	DMA, reserved
1000	Interrupt when logic zero
1001	Interrupt on rising edge
1010	Interrupt on falling edge
1011	Interrupt on either edge
1100	Interrupt when logic one
	reserved



CMSIS C Support for PCR

MKL25Z4.h defines PORT_Type structure with a PCR field (array of 32 integers)

```
/** PORT - Register Layout Typedef */
typedef struct {
    __IO uint32_t PCR[32]; /** Pin Control Register n, array offset: 0x0, array step: 0x4 */
    __O uint32_t GPCLR; /** Global Pin Control Low Register, offset: 0x80 */
    __O uint32_t GPCHR; /** Global Pin Control High Register, offset: 0x84 */
    uint8_t RESERVED_0[24];
    __IO uint32_t ISFR; /** Interrupt Status Flag Register, offset: 0xA0 */
} PORT Type;
```



CMSIS C Support for PCR

Header file defines pointers to PORT Type registers /* PORT - Peripheral instance base addresses */ /** Peripheral PORTA base address */ #define PORTA BASE (0x40049000u) /** Peripheral PORTA base pointer */ #define PORTA ((PORT Type *)PORTA BASE) Also defines macros and constants #define PORT PCR MUX MASK 0x700u #define PORT PCR MUX SHIFT 8 #define PORT PCR MUX(x) (((uint32_t))(((uint32_t)) (x))<<PORT PCR MUX SHIFT)) &PORT PCR MUX MASK)</pre>



CMSIS C Support for PCR


Header file defines pointers to PORT_Type registers
 /* PORT - Peripheral instance base addresses */
 /** Peripheral PORTA base address */
 #define PORTA_BASE (0x40049000u)
 /** Peripheral PORTA base pointer */
 #define PORTA ((PORT_Type *)PORTA_BASE)
 Also defines macros and constants

#define PORT_PCR_MUX_MASK 0x700u
#define PORT_PCR_MUX_SHIFT 8
#define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT)) & PORT_PCR_MUX_MASK)</pre>



3.3.2.1 Interrupt priority levels

This device supports 4 priority levels for interrupts. Therefore, in the NVIC each source in the IPR registers contains 2 bits. For example, IPR0 is shown below:



3.3.2.2 Non-maskable interrupt

The non-maskable interrupt request to the NVIC is controlled by the external $\overline{\text{NMI}}$ signal. The pin the $\overline{\text{NMI}}$ signal is multiplexed on, must be configured for the $\overline{\text{NMI}}$ function to generate the non-maskable interrupt request.



Address	Address Vector IRQ ¹ NVIC Source module IPR register number ²		Source description			
0x0000_0000	0	-	-	ARM core	Initial Stack Pointer	
0x0000_0004	1	-	—	ARM core	Initial Program Counter	
0x0000_0008	2		-	ARM core	Non-maskable Interrupt (NMI)	
0x0000_000C	3		—	ARM core	Hard Fault	
0x0000_0010	4	<u>az_</u> to	<u> </u>	-		
0x0000_0014	5					
0x0000_0018	6		-	—		
0x0000_001C	7		_			
0x0000_0020	8	-	—	—	-	
0x0000_0024	9	81 11	-		87-54	
0x0000_0028	10	<u></u>	-			
0x0000_002C	11	<u> </u>	-	ARM core	Supervisor call (SVCall)	
0x0000_0030	12	. 	-	_		
0x0000_0034	13		-	—	21- 0	
0x0000_0038	14	<u></u>		ARM core	Pendable request for system service (PendableSrvReq)	
0x0000_003C	15	÷	—	ARM core	System tick timer (SysTick)	

ARM

Table 3-7. Interrupt vector assignments (continued)

Non-Core Vector	s				
0x0000_0040	16	0	0	DMA	DMA channel 0 transfer complete and error
0x0000_0044	17	1	0	DMA	DMA channel 1 transfer complete and error
0x0000_0048	18	2	0	DMA	DMA channel 2 transfer complete and error
0x0000_004C	19	3	0	DMA	DMA channel 3 transfer complete and error
0x0000_0050	20	4	1	—	
0x0000_0054	21	5	1	FTFA	Command complete and read collision
0x0000_0058	22	6	1	PMC	Low-voltage detect, low-voltage warning
0x0000_005C	23	7	1	LLWU	Low Leakage Wakeup
0x0000_0060	24	8	2	I ² C0	
0x0000_0064	25	9	2	I ² C1	
0x0000_0068	26	10	2	SPI0	Single interrupt vector for all sources
0x0000_006C	27	11	2	SPI1	Single interrupt vector for all sources
0x0000_0070	28	12	3	UART0	Status and error
0x0000_0074	29	13	3	UART1	Status and error
0x0000_0078	30	14	3	UART2	Status and error
0x0000_007C	31	15	3	ADC0	
0x0000_0080	32	16	4	CMP0	
0x0000_0084	33	17	4	TPM0	
0x0000_0088	34	18	4	TPM1	
0x0000_008C	35	19	4	TPM2	

Table 3-7. Interrupt vector assignments (continued)

Address	Vector	IRQ ¹	NVIC IPR register number ²	Source module	Source description		
0x0000_0090	36	20	5	RTC	Alarm interrupt		
0x0000_0094	37	21	5	RTC	Seconds interrupt		
0x0000_0098	38	22	5	PIT	Single interrupt vector for all channels		
0x0000_009C	39	23	5	—	—		
0x0000_00A0	40	24	6	USB OTG			
0x0000_00A4	41	25	6	DAC0			
0x0000_00A8	42	26	6	TSIO			
0x0000_00AC	43	27	6	MCG			
0x0000_00B0	44	28	7	LPTMR0			
0x0000_00B4	45	29	7	—			
0x0000_00B8	46	30	7	Port control module	Pin detect (Port A)		
0x0000_00BC	47	31	7	Port control module	Pin detect (Port D)		

- 1. Indicates the NVIC's interrupt source number.
- 2. Indicates the NVIC's IPR register number used for this IRQ. The equation to calculate this value is: IRQ div 4

Switch Interrupt Initialization

```
void init switch(void) {
   /*enable clock for port D */
       SIM->SCGC5 |= SIM SCGC5 PORTD MASK;
   /*Select GPIO and enable pull-up resistors and
    interrupts on falling edges for pin connected to switch */
       PORTD->PCR[SW POS] |= PORT PCR MUX(1) |
         PORT PCR PS MASK | PORT PCR PE MASK | PORT_PCR_IRQC(0x0a);
   /*Set port D switch bit to inputs */
       PTD->PDDR \&= \sim MASK(SW POS);
   /*Enable Interrupts */
       NVIC SetPriority(PORTD IRQn, 128);
       NVIC ClearPendingIRQ(PORTD IRQn);
       NVIC EnableIRQ(PORTD IRQn);
```



}

Main Function

int main (void) {

```
init_switch();
init_RGB_LEDs();
init_debug_signals();
enable irq();
```

```
while (1) {
    DEBUG_PORT->PTOR = MASK(DBG_MAIN_POS);
    control_RGB_LEDs(count&1, count&2, count&4);
    __wfi(); // sleep now, wait for interrupt
```



}

}

Write Interrupt Service Routine

- No arguments or return values void is only valid type
- Keep it short and simple
 - Much easier to debug
 - Improves system response time
- Name the ISR according to CMSIS-CORE system exception names
 - PORTD_IRQHandler, RTC_IRQHandler, etc.
 - The linker will load the vector table with this handler rather than the default handler
- Clear pending interrupts
 - Call NVIC_ClearPendingIRQ(IRQnum)
- Read interrupt status flag register to determine source of interrupt
- Clear interrupt status flag register by writing to PORTD->ISFR



ISR

```
void PORTD IRQHandler(void) {
      DEBUG PORT->PSOR = MASK(DBG ISR POS);
 // clear pending interrupts
      NVIC ClearPendingIRQ(PORTD IRQn);
       if ((PORTD->ISFR & MASK(SW POS))) {
          count++;
 // clear status flags
       PORTD->ISFR = 0xfffffff;
      DEBUG PORT->PCOR = MASK(DBG ISR POS);
```

Note: DEBUG_PORT is not defined in the system header file. It is which ever port you choose likewise, DBG_ISR_POS is not pre-defined, it is the port bit you choose

}

Evaluate Basic Operation

- Build program
- Load onto development board
- Start debugger
- Run
- Press switch, verify LED changes color




Examine Saved State in ISR

- Set breakpoint in ISR
- Run program
- Press switch, verify debugger stops at breakpoint
- Examine stack and registers

At Start of ISR

- Examine memory
- What is SP's value? See processor registers window



alue 🔺										
00000001 00000000 00000000 00000000	0x1FFFF3F0: 0 0x1FFFF400: 0		00000000 00000427	00000333 0000034F	Â	12 13 14 15 16 17	/* Set p PTD->PDD	CR[SW_POS] = port D switch h DR &= ~MASK(SW_ .e Interrupts *	bit to inputs POS);	_
00000002 0000001 00000678 FB3DFFFD FFFEFFE 200005F0 FFBFFBFE EBFDF7F 00000000 1FFFF3E0 FFFFFF9 00000456 0100002F	0x1FFFF420: 2 0x1FFFF430: 4 0x1FFFF40: 4 0x1FFFF40: 2 0x1FFFF40: 5 0x1FFFF40: 5 0x1FFFF40: 1 0x1FFFF40: 0 0x1FFFF40: 4 0x1FFFF40: 4 0x1FFFF40: 2 0x1FFFF40: 2 0x1FFFF40: 0	2280424C EDC30F5F 1493A522 4CEC3435 17E50B6E 7B9F7C9E 228F4586 3475E6F3 5EAC5C20 04AB7E8C 220C13F6 EDEF5DFB 56F41C32 776AEBA0 1C400A74 29768AFA 34B27A40 7E163F7F 568C54C2 24872CD3 34B27A40 7E163F7F 563C30CC 44366BEF 1BC2C42F137 DC9FFDBA 2C4E7137 DC9FFDBA 2026AB25 A84B57FC	AA0A209D FA12EE60 713C5CB0 94744D30 6D04025F 0D240B10 AC5A09A0 6566225C 0EBA0BB2 30CE680C 11821041 91E0C0B1 21864170 08008581 B0A5363C	CEAD93EB 7CFB7B8A 2E6E239B 31D87DE4 FEBCESCF ED52D447 BCE635C4 B68E7C3F 1F8FFAED C5B76224 F2C91B0A 7E56F614 2F87C332 D64396CD FF57EE00		24 25 26 27 28 29 30 31 32	NVIC_Cle NVIC_Ena } void PORTD DEBUG_PC // clear NVIC_Cle if ((POR count+ } // clear PORTD->I DEBUG_PC	arPendingIRQ(H bbleIRQ(PORTD_1)_IRQHandler(vd RT->PSOR = MAS : pending inter arPendingIRQ(H ITD->ISFR & MAS +; : status flags :SFR = 0xffffff	<pre>PORTD_IRQn); IRQn); bid) { SK(DBG_ISR_POS rrupts PORTD_IRQn); SK(SW_POS))) { fff;</pre>);
	OxIFFFF510: F	AE0AB15 E847806A	21000691	87C3CD7C	Ŧ					•
	_									д
0x00000456 0x00000332	Type void f() int f()									
	00000001 00000002 00000001 00000678 FB3DFFFD FFFEFFE 200005F0 FFBFFBFE 2000005F0 FFBFFBFE 20000000 FFFFFF9 00000000 FFFFFF9 000000456 0100002F	00000001 0x1FFF410: 0x1FFF420: 2 0000002 0x1FFF430: 0x1FFF430: 4 0x1FFF40: 5 0x1FFF40: 4 0x1FFF40: 5 0x1FFF40: 5 0x1FFF40: 5 0x1FFF40: 6 0x1FFF40: 6 0x1FFF40: 6 0x1FFF40: 6 0x1FFF40: 6 0x1FFF40: 6 0x1FFF50: 7 0x100000456 0	00000001 0x1FFFF410: 64170AE3 15A482BB 0000002 0x1FFFF420: 2280424C EDC30F5F 00000078 0x1FFFF420: 2280424C EDC30F5F 00000678 0x1FFFF420: 2280424C EDC30F5F 00000678 0x1FFFF420: 2280424C EDC30F5F 0x1FFFF450: 2A8F4586 3475E6F3 0x1FFFF460: 6EAC5C20 04AB7E8C 0x1FFFF460: 6EAC5C20 04AB7E8C 0x1FFFF460: 56F41C32 776AEBA0 0x1FFFF480: 56F41C32 776AEBA0 0x1FFFF480: 64827A40 7E163F7F 0x1FFFF400: 48C52C25 2467EFDB 0x1FFFF400: 48C52C25 2467EFDB 0x1FFFF400: 48C52C25 2467EFDB 0x1FFFF400: 2A94426 E9CF732F 0x1FFFF510: FAE0AB15 E847806A 0x1FFFF500: 0026AB25 A84B57FC 0x1FFFF510: FAE0AB15 E847806A	00000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 00000002 0x1FFFF420: 2280424C EDC30F5F AA0A209D 0000001 0x1FFFF420: 2280424C EDC30F5F AA0A209D 00000078 6830FFFD 0x1FFFF430: 4493A522 4CEC3435 FA12EE60 0x1FFFF40: 2ABF4586 3475E6F3 94744D30 0x1FFFF460: 6EAC5C20 04AB788C 6D04025F 0x1FFFF460: 6EAC5C20 04AB788C 6D04025F 0x1FFFF470: 220C13F6 EDE5DFB D0240B10 0x1FFFF470: 220C13F6 EDE5DFB D0240B10 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 0x1FFFF40: 1C400A74 2976AEFA 566E25C 0x1FFFF40: 0x1FFFF40: 24366BEF 11821041 0x1FFFF40: 4BC310C4 44366BEF 11821041 0x1FFFF40: 2A94426 E9CF732F 08008581 0x1FFFF40: 2A94426 E9CF732F 08008581 0x1FFFF510: FAE0AB15 E847806A 2F00D69F <td< td=""><td>00000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF430: 4493A522 4CC3435 FA12EE60 CFB7B8A 00000078 6730FFD 0x1FFFF450: 2A8F4586 3475E673 9474H303 31D87DE4 0x1FFFF450: 2A8F4586 3475E673 9474H303 31D87DE4 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCE5CF 0x1FFFF470: 220C13F6 EDE5DFB D0240B10 ED52D447 0x1FFFF480: 56F14C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 1C400A74 29768AFA 6566E25C B68E7C3F 0x1FFFF480: C68C54C2 72B72CD3 0EA0BB2 1F8FFAED 0x1FFFF480: C68C54C2 72B72CD3 0EA0BB2 1F8FFAED 0x1FFFF40: 2C4E7137 DC9FFDBA 11821041 F26F614 0x1FFFF40: 2A94426 E9CF732F 0808581 D64396CD</td><td>00000001 00000002 00000002 00000002 00000001 0000F78 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF430: 4493A522 4CEC3435 FA12EE60 7CFB7B8A 0x1FFFF450: 2A8F4866 3475E6F3 94744D30 31D87DE4 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 1C400A74 29768AFA 6566E25C B68E7C3F 00x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF4D0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4D0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4E0: 2C4E7137 DC9FFDBA 21864170 2F87C332 0x1FFFF4F0: 2A94426 E9CF732F 08008581 D64396CD 0x1FFFF510: FAE0AB15 E847806A 2F00D69F 87C3CD7C * Location/Value Type 0x00000456 void f() 0x00000456 void f() 0x0000032 int f()</td><td>0000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 088BCE07 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 088BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 19 0000001 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 19 00000078 0x1FFFF430: 4493A522 4CC3435 FA12EE60 7CFB7B8A 19 000000678 0x1FFFF40: 2A8F4586 3475E6F3 94744D33 31D87DE4 21 0x1FFFF40: CA1FFF440: C685542 7297CD3 0EBA0BE2 18FF220 24 25 0x1FFFF40: F8510CC 44366BEF 11821041 F25F6614 28 29 24 28</td><td>00000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF40: 4493A522 4CEC3435 FA12EE60 7CFB7B8A 0x1FFFF40: 47E50B6E 7B977C9E 713C5CB0 2E6E239B 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCE5CF 0x1FFFF470: 220C13F6 EDEE5DFB 0D240B10 ED52D447 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: C68C54C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF480: 66854C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF4E0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4E0: 224E7137 DC9FFDBA 21864170 22F87C332 0x1FFFF4E0: 224E7137 DC9FFDBA 21864170 22F87C322 0x1FFFF4E0: 224A9426 E9CF732F 0808581 D64396CD 0x1FFFF510: FAE0AB15 E847806A 2F00D69F 87C3CD7C * 1 Location/Value Type 0x0000032 int f()</td><td>00000001 0x1FFFF410: 64170AE3 15A422BB F1AB6C9 08BBCE07 0x1FFFF410: 64170AE3 15A422BB F1AB6C9 08BBCE07 0x1FFFF410: 4493A522 4CEC3435 FA12EE6 7CFB7B8A 0x000001 0x1FFFF440: 47E50BE TB5F7E97 713C5CB0 2EE239B 20 NVIC_ClearPendingIRQ(I 0x0000570 0x1FFFF460: 6EA5C20 04AB7E8C 6D04025F FEES5CF 22 void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 Void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 Void PORTD_IRQHandler(vo 0x1FFFF410: C6805422 72872C30 0EBBA0B2 1FFFAED NVIC_ClearPendingIRQ(I 0x1FFFF410: 4827A40 7E16377 30CE680C C5876224 V/ ClearPendingIRQ(I 0x1FFFF410: 48252C25 2467FFDB 9180C0B1 7E56F614 29 30</td><td>0000001 0x1FFFF410: 64170AE3 ISA462BB FIAB6C90 0B88CE07 17 /* Enable Interrupts */ 0000002 0x1FFFF410: 64170AE3 ISA462BB FIAB6C90 0B88CE07 18 NVIC_SetPriority(PORTD_IRQn, 128); 0000001 0x1FFFF40: 475508C 7D5FF AA0A209D CEAD93EB 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0000007 0x1FFFF40: 475508C 7D97709E 713C5CB0 2E6E239B 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0x1FFFF40: 2A8F4586 3475E6F3 94744D30 31D87DE4 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0x1FFFF40: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 21 1 200005F0 0x1FFFF40: 6EAC5C27 076AEBA0 AC5A09A0 BEC635C4 22 void PORTD_IRQHandler(void) { FFBFFFE 0x1FFFF40: 66C5C4C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF40: FF40: 768C310CC 44366BEF 11821041 F2C91B0A 26 V// Clear PendingIRQ(PORTD_IRQn); 00000000 0x1FFFF40: 68C310CC 44366BEF 11821041 F2C91B0A 27 VIC_ClearPendingIRQ(PORTD_IRQn); 16 0x1FFFF40: 026FF7E 0x1FFFF40: 2A94426 E9CF732F 08008581 D643960C 7556F614 27 16 17 16 0x1FFFF40: 026AB25 A84B57FC D0A5363C FF57EE00 0x1FFFF40: 2A94426 E9CF732F 08008581 D643960C 28 29 30 // clear status flags 0x1FFFF50: 0x026AB25 A84B57FC D0A5363C F</td></td<>	00000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF430: 4493A522 4CC3435 FA12EE60 CFB7B8A 00000078 6730FFD 0x1FFFF450: 2A8F4586 3475E673 9474H303 31D87DE4 0x1FFFF450: 2A8F4586 3475E673 9474H303 31D87DE4 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCE5CF 0x1FFFF470: 220C13F6 EDE5DFB D0240B10 ED52D447 0x1FFFF480: 56F14C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 1C400A74 29768AFA 6566E25C B68E7C3F 0x1FFFF480: C68C54C2 72B72CD3 0EA0BB2 1F8FFAED 0x1FFFF480: C68C54C2 72B72CD3 0EA0BB2 1F8FFAED 0x1FFFF40: 2C4E7137 DC9FFDBA 11821041 F26F614 0x1FFFF40: 2A94426 E9CF732F 0808581 D64396CD	00000001 00000002 00000002 00000002 00000001 0000F78 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF430: 4493A522 4CEC3435 FA12EE60 7CFB7B8A 0x1FFFF450: 2A8F4866 3475E6F3 94744D30 31D87DE4 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 1C400A74 29768AFA 6566E25C B68E7C3F 00x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF4D0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4D0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4E0: 2C4E7137 DC9FFDBA 21864170 2F87C332 0x1FFFF4F0: 2A94426 E9CF732F 08008581 D64396CD 0x1FFFF510: FAE0AB15 E847806A 2F00D69F 87C3CD7C * Location/Value Type 0x00000456 void f() 0x00000456 void f() 0x0000032 int f()	0000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 088BCE07 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 088BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 19 0000001 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 19 00000078 0x1FFFF430: 4493A522 4CC3435 FA12EE60 7CFB7B8A 19 000000678 0x1FFFF40: 2A8F4586 3475E6F3 94744D33 31D87DE4 21 0x1FFFF40: CA1FFF440: C685542 7297CD3 0EBA0BE2 18FF220 24 25 0x1FFFF40: F8510CC 44366BEF 11821041 F25F6614 28 29 24 28	00000001 0x1FFFF410: 64170AE3 15A482BB F1AB6C90 0B8BCE07 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF420: 2280424C EDC30F5F AA0A209D CEAD93EB 0x1FFFF40: 4493A522 4CEC3435 FA12EE60 7CFB7B8A 0x1FFFF40: 47E50B6E 7B977C9E 713C5CB0 2E6E239B 0x1FFFF460: 6EAC5C20 04AB7E8C 6D04025F FEBCE5CF 0x1FFFF470: 220C13F6 EDEE5DFB 0D240B10 ED52D447 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 0x1FFFF480: C68C54C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF480: 66854C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF480: 84B27A40 7E163F7F 30CE680C C5B76224 0x1FFFF4E0: 4BC52C25 2467EFDB 91E0C0B1 7E56F614 0x1FFFF4E0: 224E7137 DC9FFDBA 21864170 22F87C332 0x1FFFF4E0: 224E7137 DC9FFDBA 21864170 22F87C322 0x1FFFF4E0: 224A9426 E9CF732F 0808581 D64396CD 0x1FFFF510: FAE0AB15 E847806A 2F00D69F 87C3CD7C * 1 Location/Value Type 0x0000032 int f()	00000001 0x1FFFF410: 64170AE3 15A422BB F1AB6C9 08BBCE07 0x1FFFF410: 64170AE3 15A422BB F1AB6C9 08BBCE07 0x1FFFF410: 4493A522 4CEC3435 FA12EE6 7CFB7B8A 0x000001 0x1FFFF440: 47E50BE TB5F7E97 713C5CB0 2EE239B 20 NVIC_ClearPendingIRQ(I 0x0000570 0x1FFFF460: 6EA5C20 04AB7E8C 6D04025F FEES5CF 22 void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 Void PORTD_IRQHandler(vo 0x1FFFF400: 56F41C32 776AEBA0 AC5A09A0 BCE635C4 22 Void PORTD_IRQHandler(vo 0x1FFFF410: C6805422 72872C30 0EBBA0B2 1FFFAED NVIC_ClearPendingIRQ(I 0x1FFFF410: 4827A40 7E16377 30CE680C C5876224 V/ ClearPendingIRQ(I 0x1FFFF410: 48252C25 2467FFDB 9180C0B1 7E56F614 29 30	0000001 0x1FFFF410: 64170AE3 ISA462BB FIAB6C90 0B88CE07 17 /* Enable Interrupts */ 0000002 0x1FFFF410: 64170AE3 ISA462BB FIAB6C90 0B88CE07 18 NVIC_SetPriority(PORTD_IRQn, 128); 0000001 0x1FFFF40: 475508C 7D5FF AA0A209D CEAD93EB 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0000007 0x1FFFF40: 475508C 7D97709E 713C5CB0 2E6E239B 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0x1FFFF40: 2A8F4586 3475E6F3 94744D30 31D87DE4 19 NVIC_ClearPendingIRQ(PORTD_IRQn); 0x1FFFF40: 6EAC5C20 04AB7E8C 6D04025F FEBCESCF 21 1 200005F0 0x1FFFF40: 6EAC5C27 076AEBA0 AC5A09A0 BEC635C4 22 void PORTD_IRQHandler(void) { FFBFFFE 0x1FFFF40: 66C5C4C2 72B72CD3 0EBA0BB2 1F8FFAED 0x1FFFF40: FF40: 768C310CC 44366BEF 11821041 F2C91B0A 26 V// Clear PendingIRQ(PORTD_IRQn); 00000000 0x1FFFF40: 68C310CC 44366BEF 11821041 F2C91B0A 27 VIC_ClearPendingIRQ(PORTD_IRQn); 16 0x1FFFF40: 026FF7E 0x1FFFF40: 2A94426 E9CF732F 08008581 D643960C 7556F614 27 16 17 16 0x1FFFF40: 026AB25 A84B57FC D0A5363C FF57EE00 0x1FFFF40: 2A94426 E9CF732F 08008581 D643960C 28 29 30 // clear status flags 0x1FFFF50: 0x026AB25 A84B57FC D0A5363C F



Step through ISR to End

PC = 0x0000_048C

Return address stored on stack: 0x0000 0333

Registers	д 🔝	📩 main.c	🔲 Memory 1 🚺 LED	s.c	₹	×	/ 🔝	switches.c* switches.h gpio_defs.h	= 3	×
	Value 🔺	Address: sp			P		14	/* Set port D switch bit to inputs */		~
Core					11		15	PTD->PDDR $ \epsilon = $ ~MASK(SW_POS);		
	0x0000001		00000002 FFFFFF9				16			
	0x400FF040		0000000 00000001				17	/* Enable Interrupts */		
	0xE000E280		0000032E 01000000				18	NVIC_SetPriority(PORTD_IRQn, 128); // 0, 6	54, 1	
	0x0000001		54170AE3 15A482BB				19	NVIC_ClearPendingIRQ(PORTD_IRQn);		
	0x0000002		280424C EDC30F5F				20	NVIC_EnableIRQ(PORTD_IRQn);		
	0x0000001		493A522 4CEC3435				21	}		
	0x00000678	0x1FFFF440: 4	7E50B6E 7B9F7C9E	713C5CB0	2E6E239B		22		1	
	0xFB3DFFFD		A8F4586 3475E6F3					void PORTD_IRQHandler(void) {		
	0xFFFEFFFE	0x1FFFF460: 6	EAC5C20 04AB7E8C	6D04025F	FEBCE5CF		24	<pre>DEBUG_PORT->PSOR = MASK(DBG_ISR_POS);</pre>		
	0x200005F0	0x1FFFF470: 2	20C13F6 EDEE5DFB	0D240B10	ED52D447		25	<pre>// clear pending interrupts</pre>		
	0xFFBFFBFE	0x1FFFF480: 5	6F41C32 776AEBA0	AC5A09A0	BCE635C4		26	NVIC_ClearPendingIRQ(PORTD_IRQn);		
	0xEBFDFF7F	0x1FFFF490: 1	C400A74 29768AFA	6566E25C	B68E7C3F		27 🛱			-
	0x0000000	0x1FFFF4A0: C	68C54C2 72B72CD3	0EBA0BB2	1F8FFAED		28	count++;		-
	0x1FFFF3E0	0x1FFFF4B0: 8	4B27A40 7E163F7F	30CE680C	C5B76224		29	- }		
	0x00000465	0x1FFFF4C0: F	8C310CC 44366BEF	11821041	F2C91B0A		30	// clear status flags		
	0x0000048C	0x1FFFF4D0: 4	BC52C25 2467EFDB	91E0C0B1	7E56F614		31	<pre>PORTD->ISFR = 0xffffffff;</pre>		
	0x2100002F	0x1FFFF4E0: 2	C4E7137 DC9FFDBA	21864170	2F87C332		32	<pre>DEBUG_PORT->PCOR = MASK(DBG_ISR_POS);</pre>		
E Banked		0x1FFFF4F0: 2	AA94426 E9CF732F	08008581	D64396CD		=⊳ 33	- 0		
± Svstem	•	0x1FFFF500: 0	026AB25 A84B57FC	B0A5363C	FF57EE00		34	SP	1	Ŧ
🖭 Project 🛛 🧮 Registe	rs	0x1FFFF510: F	AE0AB15 E847806A	2F00D69F	87C3CD7C	Ŧ	•		F.	
Call Stack + Locals									中 (×
Name	Location/Value	Туре								
PORTD_IRQHa.	0x00000456	void f()								
🔍 main	0x00000332	int f()								
🚰 Call Stack + Locals	Watch 1									
-								CMSIS-DAP Debugger t1: 0.00000000 sec		

Return from Interrupt to Main function • PC = 0x0000_0332

Registers	- 	startup_MKL25Z4.s	 Memory 1 LEDs.	c ₹ X	i main.c i switches.c* i switches.h i LEDs.h ▼ ×
Register	Value 🔺				
Core		Address: sp		<u> </u>	9 extern volatile unsigned switch_pressed;
R0	0x0000001	0x1FFFF408: 00000427	0000034F 64170AE3	15A482BB	<pre>10 extern void init_debug_signals(void);</pre>
<mark>R1</mark>	0x00000000	0x1FFFF418: F1AB6C90	0B8BCE07 2280424C	EDC30F5F	11
R2	0x00000000	0x1FFFF428: AA0A209D	CEAD93EB 4493A522	4CEC3435	12 -/*
<mark>R3</mark>	0x0000002	0x1FFFF438: FA12EE60	7CFB7B8A 47E50B6E	7B9F7C9E	13 MAIN function
····· R4	0x0000002	0x1FFFF448: 713C5CB0	2E6E239B 2A8F4586	3475E6F3	14 ^L *
R5	0x0000001	0x1FFFF458: 94744D30	31D87DE4 6EAC5C20	04AB7E8C	15 — int main (void) {
R6	0x00000678	0x1FFFF468: 6D04025F	FEBCE5CF 220C13F6	EDEE5DFB	16
R7	0xFB3DFFFD	0x1FFFF478: 0D240B10	ED52D447 56F41C32	776AEBA0	17 init_switch();
R8	0xFFFEFFFE	0x1FFFF488: AC5A09A0	BCE635C4 1C400A74	29768AFA	18 init_RGB_LEDs();
R9	0x200005F0	0x1FFFF498: 6566E250	B68E7C3F C68C54C2	72B72CD3	19 init_debug_signals();
R10	0xFFBFFBFE	0x1FFFF4A8: 0EBA0BB2	1F8FFAED 84B27A40	7E163F7F	20enable_irg();
R11	0xEBFDFF7F	0x1FFFF4B8: 30CE6800	C5B76224 F8C310CC	44366BEF	21
	0x0000000	0x1FFFF4C8: 11821041	F2C91B0A 4BC52C25	2467EFDB	➡ 22
R13 (SP)	0x1FFFF408	0x1FFFF4D8: 91E0C0B1	7E56F614 2C4E7137	DC9FFDBA	<pre>23 DEBUG_PORT->PTOR = MASK(DBG_MAIN_POS);</pre>
····· R14 (LR)	0x00000333	0x1FFFF4E8: 21864170	2F87C332 2AA94426	E9CF732F	24 control_RGB_LEDs(counts1, counts2, counts4);
R15 (PC)	0x00000332	0x1FFFF4F8: 08008581	D64396CD 0026AB25	A84B57FC	25 - }
	0x01000000	0x1FFFF508: B0A53630			26 }
Banked		0x1FFFF518: 2F00D69F			27
Svstem	•	0x1FFFF528: 25510720			28
🗉 Project 🛛 🧮 Regi	isters	0x1FFFF538: 29808977	6AE5B18E C88C8828	C5777BC5 -	
all Stack + Locals					Ф [
Name	Location/Value	Туре			
🔍 main	0x00000332	int f()			
Call Stack + Loca	Watch 1				

PROGRAM DESIGN WITH INTERRUPTS



Program Design with Interrupts

- How much work to do in ISR?
- Should ISRs re-enable interrupts?
- How to communicate between ISR and other threads?
 - Data buffering
 - Data integrity and race conditions

How Much Work Is Done in ISR?

- Trade-off: Faster response for ISR code will delay completion of other code
- In system with multiple ISRs with short deadlines, perform critical work in ISR and buffer partial results for later processing



SHARING DATA SAFELY BETWEEN ISRS AND OTHER THREADS





- Volatile data can be updated outside of the program's immediate control
- Non-atomic shared data can be interrupted partway through read or write, is vulnerable to race conditions

Volatile Data

- Compilers assume that variables in memory do not change spontaneously, and optimize based on that belief
 - Don't reload a variable from memory if current function hasn't changed it
 - Read variable from memory into register (faster access)
 - Write back to memory at end of the procedure, or before a procedure call, or when compiler runs out of free registers
- This optimization can fail
 - Example: reading from input port, polling for key press
 - while (SW_0) ; will read from SW_0 once and reuse that value
 - Will generate an infinite loop triggered by SW_0 being true
- Variables for which it fails
 - Memory-mapped peripheral register register changes on its own
 - Global variables modified by an ISR ISR changes the variable
 - Global variables in a multithreaded application another thread or ISR changes the variable

The Volatile Directive

Need to tell compiler which variables may change outside of its control

 Use volatile keyword to force compiler to reload these vars from memory for each use

volatile unsigned int num_ints;

Pointer to a volatile int

```
volatile int * var; // or
int volatile * var;
```

- Now each C source read of a variable (e.g. status register) will result in an assembly language LDR instruction
- Good explanation in Nigel Jones' "Volatile," Embedded Systems Programming July 2001



Non-Atomic Shared Data

- Want to keep track of current time and date
- Use 1 Hz interrupt from timer

System

- TimerVal structure tracks time and days since some reference event
- TimerVal's fields are updated by periodic 1 Hz timer ISR

```
void GetDateTime(DateTimeType * DT) {
  DT->day = TimerVal.day;
  DT->hour = TimerVal.hour;
  DT->minute = TimerVal.minute;
  DT->second = TimerVal.second;
}
```

```
void DateTimeISR(void) {
  TimerVal.second++;
  if (TimerVal.second > 59) {
    TimerVal.second = 0;
    TimerVal.minute++;
    if (TimerVal.minute > 59) {
        TimerVal.minute = 0;
        TimerVal.hour++;
        if (TimerVal.hour > 23) {
        TimerVal.hour = 0;
        TimerVal.day++;
        ... etc.
    }
}
```



Example: Checking the Time

- Problem
 - An interrupt at the wrong time will lead to half-updated data in DT
- Failure Case
 - TimerVal is {10, 23, 59, 59} (10th day, 23:59:59)
 - Task code calls GetDateTime(), which starts copying the TimerVal fields to DT: day = 10, hour = 23
 - A timer interrupt occurs, which updates TimerVal to {11, 0, 0, 0}
 - GetDateTime() resumes executing, copying the remaining TimerVal fields to DT: minute = 0, second = 0
 - DT now has a time stamp of {10, 23, 0, 0}.
 - The system thinks time just jumped backwards one hour!
- Fundamental problem "race condition"
 - Preemption enables ISR to interrupt other code and possibly overwrite data
 - Must ensure *atomic (indivisible)* access to the object
 - Native atomic object size depends on processor's instruction set and word size.
 - Is 32 bits for ARM

Examining the Problem More Closely

- Must protect any data object which both
 - (1) requires multiple instructions to read or write (non-atomic access), and
 - (2) is potentially written by an ISR
- How many tasks/ISRs can write to the data object?
 - One? Then we have one-way communication
 - Must ensure the data isn't overwritten partway through being read
 - Writer and reader don't interrupt each other
 - More than one?
 - Must ensure the data isn't overwritten partway through being read
 - Writer and reader don't interrupt each other
 - Must ensure the data isn't overwritten partway through being written
 - Writers don't interrupt each other



Definitions

- Race condition: Anomalous behavior due to unexpected critical dependence on the relative timing of events. Result of example code depends on the *relative timing* of the read and write operations.
- Critical section: A section of code which creates a possible race condition. The code section can only be executed by one process at a time. Some synchronization mechanism is required at the entry and exit of the critical section to ensure exclusive use.

Solution: Briefly Disable Preemption

- Prevent preemption within critical section
- If an *ISR can write* to the shared data object, need to *disable interrupts*
 - save current interrupt masking state in m
 - disable interrupts
- Restore *previous state* afterwards (interrupts may have already been disabled for another reason)
- Use CMSIS-CORE to save, control and restore interrupt masking state
- Avoid if possible
 - Disabling interrupts delays response to all other processing requests
 - Make this time as short as possible (e.g. a few instructions)

```
void GetDateTime(DateTimeType * DT) {
    uint32_t m;
```

```
m = __get_PRIMASK();
__disable_irq();
```

```
DT->day = TimerVal.day;
DT->hour = TimerVal.hour;
DT->minute = TimerVal.minute;
DT->second = TimerVal.second;
_____set_PRIMASK(m);
```



Summary for Sharing Data

- In thread/ISR diagram, identify shared data
- Determine which shared data is too large to be handled atomically by default
 - This needs to be protected from preemption (e.g. disable interrupt(s), use an RTOS synchronization mechanism)
- Declare (and initialize) shared variables as volatile in main file
 - volatile int my_shared_var=0;
- Update extern.h to make these variables available to functions in other files
 - volatile extern int my_shared_var;
 - #include "extern.h" in every file which uses these shared variables
- When using long (non-atomic) shared data, save, disable and restore interrupt masking status
 - CMSIS-CORE interface: __disable_irq(), __get_PRIMASK(), __set_PRIMASK()