| Chapter 1 contiuted

## Measuring Execution Time

## Elapsed time

- Total response time, including all aspects
- Processing, I/O, OS overhead, idle time
- Determines system performance

CPU time

- Time spent processing a given job

Discounts I/O time, other jobs' shares

- Comprises user CPU time and system CPU time
- Different programs are affected differently by CPU and system performance


## CPU Clocking

Operation of digital hardware governed by a constant-rate clock


Clock period: duration of a clock cycle
" e.g., 250ps $=0.25 \mathrm{~ns}=250 \times 10^{-12}$ s
Clock frequency (rate): cycles per second
" e.g., $4.0 \mathrm{GHz}=4000 \mathrm{MHz}=4.0 \times 109 \mathrm{~Hz}$

## CPU Time

CPU Time $=$ CPU Clock Cycles $\times$ Clock Cycle Time $=\frac{\text { CPU Clock Cycles }}{\text { Clock Rate }}$

Performance improved by

- Reducing number of clock cycles
- Increasing clock rate
- Hardware designer must often trade off clock rate against cycle count


## CPU Time Example

Computer A: 2GHz clock, 10s CPU time
Designing Computer B

- Aim for 6s CPU time
- Can do faster clock, but causes $1.2 \times$ clock cycles

How fast must Computer B clock be?
Clock Rate $_{B}=\frac{\text { Clock Cycles }_{B}}{\text { CPU Time }_{B}}=\frac{1.2 \times \text { Clock Cycles }_{A}}{6 \mathrm{~s}}$
Clock Cycles $_{A}=$ CPU Time ${ }_{A} \times$ Clock Rate $_{A}$
i $10 \mathrm{~s} \times 2 \mathrm{GHz}=20 \times 10^{9}$
Clock Rate $_{B}=\frac{1.2 \times 20 \times 10^{9}}{6 \mathrm{~s}}=\frac{24 \times 10^{9}}{6 \mathrm{~s}}=4 \mathrm{GHz}$

## Instruction Count and CPI

Clock Cycles $=$ Instruction Count $\times$ Cycles per Instruction
CPU Time $=$ Instruction Count $\times$ CPI $\times$ Clock Cycle Time
Instruction Count $\times$ CPI
$=\overline{\text { Clock Rate }}$
Instruction Count for a program

- Determined by program, ISA and compiler

Average cycles per instruction

- Determined by CPU hardware
- If different instructions have different CPI

Average CPI affected by instruction mix

## CPI Example

Computer A: Cycle Time $=250 \mathrm{ps}, \mathrm{CPI}=2.0$
Computer B: Cycle Time = 500ps, CPI = 1.2
Same ISA
Which is faster, and by how much?

$=I \times 2.0 \times 250 \mathrm{ps}=I \times 500 \mathrm{ps} \quad$ A is faster $\ldots$
CPU Time ${ }_{B}=$ Instruction Count $\times$ CPI $_{B} \times$ Cycle Time $_{B}$
$=I \times 1.2 \times 500 \mathrm{ps}=I \times 600 \mathrm{ps}$
$\frac{\text { CPU Time }_{B}}{\text { CPU Time }_{A}}=\frac{I \times 600 \mathrm{ps}}{I \times 500 \mathrm{ps}}=1.2$


## CPI in More Detail

## If different instruction classes take different

 numbers of cycles$$
\text { Clock Cycles }=\sum_{i=1}^{n}\left(\mathrm{CPI}_{i} \times \text { Instruction Count }_{i}\right)
$$

- Weighted average CPI

$$
\mathrm{CPI}=\frac{\text { Clock Cycles }}{\text { Instruction Count }}=\sum_{i=1}^{n}(\mathrm{CPI}_{i} \times \underbrace{\frac{\text { Instruction Count }_{i}}{\text { Instruction Count }}}_{\text {Relative frequency }})
$$

## CPI Example

Alternative compiled code sequences using instructions in classes A, B, C

| Class | A | B | C |
| :--- | :---: | :---: | :---: |
| CPI for class | 1 | 2 | 3 |
| IC in sequence 1 | 2 | 1 | 2 |
| IC in sequence 2 | 4 | 1 | 1 |

Sequence 1: IC = 5

- Clock Cycles
$=2 \times 1+1 \times 2+2 \times 3$
$=10$
- Avg. $\mathrm{CPI}=10 / 5=2.0$

Sequence 2: IC = 6

- Clock Cycles
$=4 \times 1+1 \times 2+1 \times 3$

$$
=9
$$

- Avg. CPI $=9 / 6=1.5$


## Performance Summary

## The BIG Picture

## CPU Time $=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock cycle }}$

Performance depends on
" Algorithm: affects IC, possibly CPI

- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, T ${ }_{\text {c }}$


## Power Trends



## In CMOS IC technology



Chapter 1 - Computer Abstractions and Technology - 11



## Gate Capacitance

A Approximate channel as connected to source

- $\mathrm{C}_{\mathrm{gs}}=\varepsilon_{\mathrm{ox}} \mathrm{WL} / \mathrm{t}_{\text {ox }}=\mathrm{C}_{\mathrm{ox}} \mathrm{WL}=\mathrm{C}_{\text {permicron }} \mathrm{W}$
- $\mathrm{C}_{\text {permicron }}$ is typically about $2 \mathrm{fF} / \mu \mathrm{m}$



Power $=$ Capacitive load $\times$ Voltage $^{2} \times$ Frequency

## Reducing Power

## Suppose a new CPU has

- 85\% of capacitive load of old CPU
- 15\% voltage and 15\% frequency reduction

$$
\frac{P_{\text {new }}}{P_{\text {old }}}=\frac{C_{\text {old }} \times 0.85 \times\left(V_{\text {old }} \times 0.85\right)^{2} \times F_{\text {old }} \times 0.85}{C_{\text {old }} \times V_{\text {old }} 2 \times F_{\text {old }}}=0.85^{4}=0.52
$$

The power wall

- We can't reduce voltage further
- We can't remove more heat

How else can we improve performance?

## Uniprocessor Performance

Intel Core i7 4 cores 4.2 GHz (Boost to 4.5 GHz Intel Core i7 4 cores 4.0 GHz (Boost to 4.2 GHz )


Constrained by power, instruction-level parallelism, memory latency

## Multiprocessors

- Multicore microprocessors
- More than one processor per chip

Requires explicitly parallel programming
" Compare with instruction level parallelism
" Hardware executes multiple instructions at once

- Hidden from the programmer
- Hard to do
- Programming for performance
- Load balancing
- Optimizing communication and synchronization


## SPEC CPU Benchmark

Programs used to measure performance

- Supposedly typical of actual workload Standard Performance Evaluation Corp (SPEC)
- Develops benchmarks for CPU, I/O, Web, ...


## SPEC CPU2006

- Elapsed time to execute a selection of programs

Negligible I/O, so focuses on CPU performance

- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios

CINT2006 (integer) and CFP2006 (floating-point)


## SPECspeed 2017 Integer benchmarks on a 1.8 GHz Intel Xeon E5-2650L

| Description | Name | Instruction <br> Count x 10^9 | CPI | Clock cycle time (seconds x 10^-9) | Execution <br> Time <br> (seconds) | Reference <br> Time <br> (seconds) | SPECratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Perl interpreter | perlbench | 2684 | 0.42 | 0.556 | 627 | 1774 | 2.83 |
| GNU C compiler | gcc | 2322 | 0.67 | 0.556 | 863 | 3976 | 4.61 |
| Route planning | mcf | 1786 | 1.22 | 0.556 | 1215 | 4721 | 3.89 |
| Discrete Event simulation computer network | omnetpp | 1107 | 0.82 | 0.556 | 507 | 1630 | 3.21 |
| XML to HTML conversion via XSLT | xalancbmk | 1314 | 0.75 | 0.556 | 549 | 1417 | 2.58 |
| Video compression | x264 | 4488 | 0.32 | 0.556 | 813 | 1763 | 2.17 |
| Artificial Intelligence: alpha-beta tree search (Chess) | deepsjeng | 2216 | 0.57 | 0.556 | 698 | 1432 | 2.05 |
| Artificial Intelligence: Monte Carlo tree search (Go) | leela | 2236 | 0.79 | 0.556 | 987 | 1703 | 1.73 |
| Artificial Intelligence: recursive solution generator (Sudoku) | exchange2 | 6683 | 0.46 | 0.556 | 1718 | 2939 | 1.71 |
| General data compression | xz | 8533 | 1.32 | 0.556 | 6290 | 6182 | 0.98 |
| Geometric mean |  |  |  |  |  |  | 2.36 |

## SPEC Power Benchmark

## Power consumption of server at different workload levels

- Performance: ssj_ops/sec
- Power: Watts (Joules/sec)

$$
\text { Overall ssj_ops per Watt }=\left(\sum_{i=0}^{10} \text { ssj_ops }_{i}\right) /\left(\sum_{i=0}^{10} \text { power }_{i}\right)
$$

## SPECpower_ssj2008 for Xeon E5-2650L

| Target <br> Load \% | Performance <br> (ssj_ops) | Average <br> Power <br> (watts) |
| ---: | ---: | ---: |
| $100 \%$ | $4,864,136$ | 347 |
| $90 \%$ | $4,389,196$ | 312 |
| $80 \%$ | $3,905,724$ | 278 |
| $70 \%$ | $3,418,737$ | 241 |
| $60 \%$ | $2,925,811$ | 212 |
| $50 \%$ | $2,439,017$ | 183 |
| $40 \%$ | $1,951,394$ | 160 |
| $30 \%$ | $1,461,411$ | 141 |
| $20 \%$ | 974,045 | 128 |
| $10 \%$ | 485,973 | 115 |
| $0 \%$ |  | 48 |
| 0 |  |  |
| Overall Sum | $26,815,444$ | 2,165 |
| $\sum$ ssj_ops $/ \sum$ power $=$ | 12,385 |  |

Chapter 1 - Computer Abstractions and Technology - 22

## Pitfall: Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$
T_{\text {improved }}=\frac{T_{\text {affected }}}{\text { improvement factor }}+T_{\text {unaffected }}
$$

Example: multiply accounts for 80s/100s

- How much improvement in multiply performance to get $5 \times$ overall?

$$
20=\frac{80}{n}+20 \quad \text { Can't be done! }
$$

Corollary: make the common case fast

## Fallacy: Low Power at Idle

Look back at i7 power benchmark

- At 100\% load: 258W
" At 50\% load: 170W (66\%)
- At 10\% load: 121W (47\%)
- Google data center
" Mostly operates at 10\% - 50\% load
- At 100\% load less than $1 \%$ of the time
- Consider designing processors to make power proportional to load


## Pitfall: MIPS as a Performance Metric

MIPS: Millions of Instructions Per Second

- Doesn't account for
- Differences in ISAs between computers
- Differences in complexity between instructions

- CPI varies between programs on a given CPU


## Concluding Remarks

## Computer Abstractions and Yechnology

Cost/performance is improving

- Due to underlying technology development Hierarchical layers of abstraction
- In both hardware and software

Instruction set architecture

- The hardware/software interface

Execution time: the best performance measure
Power is a limiting factor

- Use parallelism to improve performance

