

**VHDL Implementation Using an FPGA – Basic****Name** \_\_\_\_\_**Partner** \_\_\_\_\_**Grade** \_\_\_\_\_/10**Objectives**

- Learn how to implement a circuit in a Xilinx FPGA using VHDL
- Refine your
  - Design and functional partitioning strategies;
  - Testing approach;
  - Debugging skills.

**References**

- This handout;
- Xilinx documents on the class web page including *VHDL Entry Using ISE 14.7 Tutorial*

**Tools Required**

- Linux computer with Xilinx software;
- FPGA boards with download and power cables;
- Instruments as necessary.

**Design Flow**

The design flow for today's lab is

- 1) Confirm understanding of the problem statement;
- 2) Partition the design into subsystems;
- 3) Create a system block diagram;
- 4) Implement the design using VHDL;
- 5) Synthesize, place, route, and create a bit-map file using Xilinx ISE;
- 6) Download the bit-map file to the FPGA board;
- 7) Test and debug as needed.

**Task 1**

Create a circuit where Led0 lights up when sw0 or sw1 are asserted but not if both are asserted. Write a VHDL description, synthesize, and download to the FPGA, and verify correct operation.

**Task 2**

Design a circuit that will multiply two 4-bit, unsigned, binary numbers and display the result in binary on 8 LEDs. Mathematically,  $P = A * B$  where A will be switches 3 - 0 and B will be switches 7 - 4. Product P will be Leds 7 - 0 where the least significant bit is Led0. Note that this circuit only uses combinational logic and for this lab you are **not allowed** to use math operators in your VHDL description, only logical operators.

