absolute address  A variable’s or routine’s actual address in memory.
abstraction  A model that renders lower level details of computer systems temporarily invisible to facilitate design of sophisticated systems.
acronym  A word constructed by taking the initial letters of a string of words. For example: RAM is an acronym for Random Access Memory, and CPU is an acronym for Central Processing Unit.
active matrix display  A liquid crystal display using a transistor to control the transmission of light at each individual pixel.
address  A value used to delineate the location of a specific data element within a memory array.
address translation  Also called address mapping. The process by which a virtual address is mapped to an address used to access memory.
addressing mode  One of several addressing regimes delimited by their varied use of operands and/or addresses.
aliasing  A situation in which two addresses access the same object; it can occur in virtual memory when there are two virtual addresses for the same physical page.
alignment restriction  A requirement that data be aligned in memory on natural boundaries.
Amdahl’s Law  A rule stating that the performance enhancement possible with a given improvement is limited by the amount that the improved feature is used. It is a quantitative version of the law of diminishing returns.
AND  A logical bit-by-bit operation with two operands that calculates a 1 only if there is a 1 in both operands.
antidependence  Also called name dependence. An ordering forced by the reuse of a name, typically a register, rather than by a true dependence that carries a value between two instructions.
antifuse  A structure in an integrated circuit that when programmed makes a permanent connection between two wires.
application binary interface (ABI)  The user portion of the instruction set plus the operating system interfaces used by application programmers. It defines a standard for binary portability across computers.
arbitrary registers  The instruction set of visible registers of a processor; for example, in MIPS, these are the 32 integer and 16 floating-point registers.
architectural logic unit (ALU)  Hardware that performs addition, subtraction, and usually logical operations such as AND and OR.
assembler directive  An operation that tells the assembler how to translate a program but does not produce machine instructions; always begins with a period.
assembler  A program that translates a symbolic version of instruction into the binary version.
assembly language  A symbolic language that can be translated into binary machine language.
asserted  The signal is logically high or true.
asserted signal  A signal that is (logically) true, or 1.
backpatching  A method for translating from assembly language to machine instructions in which the assembler builds a (possibly incomplete) binary representation of every instruction in one pass over
a program and then returns to fill in previously undefined labels.

**basic block** A sequence of instructions without branches (except possibly at the end) and without branch targets or branch labels (except possibly at the beginning).

**behavioral specification** Describes how a digital system operates functionally.

**benchmark** A program selected for use in comparing computer performance.

**biased notation** A notation that represents the most negative value by $00 \ldots 00_{\text{two}}$ and the most positive value by $11 \ldots 11_{\text{two}}$, with 0 typically having the value $10 \ldots 00_{\text{two}}$, thereby biasing the number such that the number plus the bias has a nonnegative representation.

**binary digit** Also called **binary bit**. One of the two numbers in base 2, 0 or 1, that are the components of information.

**bisection bandwidth** The bandwidth between two equal parts of a multiprocessor. This measure is for a worst case split of the multiprocessor.

**block (or line)** The minimum unit of information that can be either present or not present in a cache.

**blocking assignment** In Verilog, an assignment that completes before the execution of the next statement.

**branch delay slot** The slot directly after a delayed branch instruction, which in the MIPS architecture is filled by an instruction that does not affect the branch.

**branch not taken or (untaken branch)** A branch where the branch condition is false and the program counter (PC) becomes the address of the instruction that sequentially follows the branch.

**branch prediction** A method of resolving a branch hazard that assumes a given outcome for the branch and proceeds from that assumption rather than waiting to ascertain the actual outcome.

**branch prediction buffer** Also called **branch history table**. A small memory that is indexed by the lower portion of the address of the branch instruction and that contains one or more bits indicating whether the branch was recently taken or not.

**branch taken** A branch where the branch condition is satisfied and the program counter (PC) becomes the branch target. All unconditional branches are taken branches.

**branch target address** The address specified in a branch, which becomes the new program counter (PC) if the branch is taken. In the MIPS architecture the branch target is given by the sum of the offset field of the instruction and the address of the instruction following the branch.

**branch target buffer** A structure that caches the destination PC or destination instruction for a branch. It is usually organized as a cache with tags, making it more costly than a simple prediction buffer.

**bus** In logic design, a collection of data lines that are treated together as a single logical signal; also, a shared collection of lines with multiple sources and uses.

**cache memory** A small, fast memory that acts as a buffer for a slower, larger memory.

**cache miss** A request for data from the cache that cannot be filled because the data is not present in the cache.

**callee** A procedure that executes a series of stored instructions based on parameters provided by the caller and then returns control to the caller.

**callee-saved register** A register saved by the routine making a procedure call.

**caller** The program that instigates a procedure and provides the necessary parameter values.

**caller-saved register** A register saved by the routine being called.

**capacity miss** A cache miss that occurs because the cache, even with full associativity, cannot contain all the blocks needed to satisfy the request.

**central processing unit (CPU)** Also called central processor unit or processor. The active part of the computer, which contains the datapath and control and which adds numbers, tests numbers, signals I/O devices to activate, and so on.
clock cycle  Also called tick, clock tick, clock period, clock, or cycle. The time for one clock period, usually of the processor clock.

clock cycles per instruction (CPI)  Average number of clock cycles per instruction for a program or program fragment.

clock period  The length of each clock cycle.

clock skew  The difference in absolute time between the times when two state elements see a clock edge.

clocking methodology  The approach used to determine when data is valid and stable relative to the clock.

Cloud Computing  refers to large collections of servers that provide services over the Internet; some providers rent dynamically varying numbers of servers as a utility.

cluster  A set of computers connected over a local area network that function as a single large multiprocessor.

clusters  Collections of computers connected via I/O over standard network switches to form a message-passing multiprocessor.

course-grained multithreading  A version of hardware multithreading that implies switching between threads only after significant events, such as a last-level cache miss.

combinational element  An operational element, such as an AND gate or an ALU.

combinational logic  A logic system whose blocks do not contain memory and hence compute the same output given the same input.

commit unit  The unit in a dynamic or out-of-order execution pipeline that decides when it is safe to release the result of an operation to programmer-visible registers and memory.

compiler  A program that translates high-level language statements into assembly language statements.

compulsory miss  Also called cold-start miss. A cache miss caused by the first access to a block that has never been in the cache.

conditional branch  An instruction that requires the comparison of two values and that allows for a subsequent transfer of control to a new address in the program based on the outcome of the comparison.

conflict miss  Also called collision miss. A cache miss that occurs in a set-associative or direct-mapped cache when multiple blocks compete for the same set and that are eliminated in a fully associative cache of the same size.

context switch  A changing of the internal state of the processor to allow a different process to use the processor that includes saving the state needed to return to the currently executing process.

control hazard  Also called branch hazard. Arises when the proper instruction cannot execute in the proper pipeline clock cycle because the instruction that was fetched is not the one that is needed; that is, the flow of instruction addresses is not what the pipeline expected.

control  The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program.

control signal  A signal used for multiplexor selection or for directing the operation of a functional unit; contrasts with a data signal, which contains information that is operated on by a functional unit.

correlating predictor  A branch predictor that combines local behavior of a particular branch and global information about the behavior of some recent number of executed branches.

CPU execution time  Also called CPU time. The actual time the CPU spends computing for a specific task.

crossbar network  A network that allows any node to communicate with any other node in one pass through the network.

D flip-flop  A flip-flop with one data input that stores the value of that input signal in the internal memory when the clock edge occurs.

data hazard  Also called a pipeline data hazard. When a planned instruction cannot
execute in the proper clock cycle because data that is needed to execute the instruction is not yet available.

data race  Two memory accesses forming a data race if they are from different threads to the same location, at least one is a write, and they occur one after another.

data segment  The segment of a UNIX object or executable file that contains a binary representation of the initialized data used by the program.

data transfer instruction  A command that moves data between memory and registers.

data-level parallelism  Parallelism achieved by performing the same operation on independent data.

datapath  The component of the processor that performs arithmetic operations.

datapath element  A unit used to operate on or hold data within a processor. In the MIPS implementation, the datapath elements include the instruction and data memories, the register file, the ALU, and adders.

deasserted  The signal being logically low or false.

deasserted signal  A signal that is (logically) false, or 0.

decoder  A logic block that has an \( n \)-bit input and \( 2^n \) outputs, where only one output is asserted for each input combination.

defect  A microscopic flaw in a wafer or in patterning steps that can result in the failure of the die containing that defect.

delayed branch  A type of branch where the instruction immediately following the branch is always executed, independent of whether the branch condition is true or false.

die  The individual rectangular sections that are cut from a wafer, more informally known as chips.

direct-mapped cache  A cache structure in which each memory location is mapped to exactly one location in the cache.

dividend  A number being divided.

divisor  A number that the dividend is divided by.

don't-care term  An element of a logical function in which the output does not depend on the values of all the inputs. Don’t-care terms may be specified in different ways.

double precision  A floating-point value represented in two 32-bit words.

dynamic branch prediction  Prediction of branches at runtime using runtime information.

dynamic multiple issue  An approach to implementing a multiple-issue processor where many decisions are made during execution by the processor.

dynamic pipeline scheduling  Hardware support for reordering the order of instruction execution so as to avoid stalls.

dynamic random access memory (DRAM)  Memory built as an integrated circuit; it provides random access to any location. Access times are 50 nanoseconds and cost per gigabyte in 2012 was $5 to $10.

dynamically linked libraries (DLLs)  Library routines that are linked to a program during execution.

derive-triggered clocking  A clocking scheme in which all state changes occur on a clock edge.

dependent computer  A computer inside another device used for running one predetermined

error detection code  A code that enables the detection of an error in data, but not the precise location and, hence, correction of the error.

exception  Also called interrupt. An unscheduled event that disrupts program execution; used to detect overflow.

exception enable  Also called interrupt enable. A signal or action that controls whether the process responds to an exception or not; necessary for preventing the occurrence of exceptions during intervals before the processor has safely saved the state needed to restart.

executable file  A functional program in the format of an object file that contains
no unresolved references. It can contain symbol tables and debugging information. A "stripped executable" does not contain that information. Relocation information may be included for the loader.

**exponent** In the numerical representation system of floating-point arithmetic, the value that is placed in the exponent field.

**external label** Also called *global label*. A label referring to an object that can be referenced from files other than the one in which it is defined.

**false sharing** When two unrelated shared variables are located in the same cache block and the full block is exchanged between processors even though the processors are accessing different variables.

**field programmable devices (FPD)** An integrated circuit containing combinational logic, and possibly memory devices, that are configurable by the end user.

**field programmable gate array (FPGA)** A configurable integrated circuit containing both combinational logic blocks and flip-flops.

**fine-grained multithreading** A version of hardware multithreading that implies switching between threads after every instruction.

**finite-state machine** A sequential logic function consisting of a set of inputs and outputs, a next-state function that maps the current state and the inputs to a new state, and an output function that maps the current state and possibly the inputs to a set of asserted outputs.

**flash memory** A nonvolatile semiconductor memory. It is cheaper and slower than DRAM but more expensive per bit and faster than magnetic disks. Access times are about 5 to 50 microseconds and cost per gigabyte in 2012 was $0.75 to $1.00.

**flip-flop** A memory element for which the output is equal to the value of the stored state inside the element and for which the internal state is changed only on a clock edge.

**floating point** Computer arithmetic that represents numbers in which the binary point is not fixed.

**flush** To discard instructions in a pipeline, usually due to an unexpected event.

**formal parameter** A variable that is the argument to a procedure or macro; replaced by that argument once the macro is expanded.

**forward reference** A label that is used before it is defined.

**forwarding** Also called *bypassing*. A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory.

**fraction** The value, generally between 0 and 1, placed in the fraction field.

**frame pointer** A value denoting the location of the saved registers and local variables for a given procedure.

**fully associative cache** A cache structure in which a block can be placed in any location in the cache.

**fully connected network** A network that connects processor-memory nodes by supplying a dedicated communication link between every node.

**fused multiply add** A floating-point instruction that performs both a multiply and an add, but rounds only once after the add.

**gate** A device that implements basic logic functions, such as AND or OR.

**global miss rate** The fraction of references that miss in all levels of a multilevel cache.

**global pointer** The register that is reserved to point to the static area.

**guard** The first of two extra bits kept on the right during intermediate calculations of floating-point numbers; used to improve rounding accuracy.

**handler** Name of a software routine invoked to “handle” an exception or interrupt.

**hardware description language** A programming language for describing hardware, used for generating simulations of a hardware design and also as input to synthesis tools that can generate actual hardware.
hardware multithreading  Increasing utilization of a processor by switching to another thread when one thread is stalled.

hardware synthesis tools  Computer-aided design software that can generate a gate-level design based on behavioral descriptions of a digital system.

hexadecimal  Numbers in base 16.

high-level programming language  A portable language such as C, C++, Java, or Visual Basic that is composed of words and algebraic notation that can be translated by a compiler into assembly language.

hit rate  The fraction of memory accesses found in a level of the memory hierarchy.

hit time  The time required to access a level of the memory hierarchy, including the time needed to determine whether the access is a hit or a miss.

hold time  The minimum time during which the input must be valid after the clock edge.

implementation  Hardware that obeys the architecture abstraction.

imprecise interrupt  Also called imprecise exception. Interrupts or exceptions in pipelined computers that are not associated with the exact instruction that was the cause of the interrupt or exception.

in-order commit  A commit in which the results of pipelined execution are written to the programmer visible state in the same order that instructions are fetched.

input device  A mechanism through which the computer is fed information, such as a microphone.

instruction  A command that computer hardware understands and obeys.

instruction count  The number of instructions executed by the program.

instruction format  A form of representation of an instruction composed of fields of binary numbers.

instruction latency  The inherent execution time for an instruction.

instruction-level parallelism  The parallelism among instructions.

instruction mix  A measure of the dynamic frequency of instructions across one or many programs.

instruction set architecture  Also called architecture. An abstract interface between the hardware and the lowest-level software that encompasses all the information necessary to write a machine language program that will run correctly, including instructions, registers, memory access, I/O, and so on.

integrated circuit  Also called a chip. A device combining dozens to millions of transistors.

interrupt  An exception that comes from outside of the processor. (Some architectures use the term interrupt for all exceptions.)

interrupt handler  A piece of code that is run as a result of an exception or an interrupt.

issue packet  The set of instructions that issues together in one clock cycle; the packet may be determined statically by the compiler or dynamically by the processor.

issue slots  The positions from which instructions could issue in a given clock cycle; by analogy, these correspond to positions at the starting blocks for a sprint.

Java bytecode  Instruction from an instruction set designed to interpret Java programs.

jump address table  Also called jump table. A table of addresses of alternative instruction sequences.

jump-and-link instruction  An instruction that jumps to an address and simultaneously saves the address of the following instruction in a register ($r
c
d in MIPS).

Just In Time compiler (JIT)  The name commonly given to a compiler that operates at runtime, translating the interpreted code segments into the native code of the computer.

latch  A memory element in which the output is equal to the value of the stored state inside the element and the state is changed whenever the appropriate inputs change and the clock is asserted.
latency (pipeline)  The number of stages in a pipeline or the number of stages between two instructions during execution.

least recently used (LRU)  A replacement scheme in which the block replaced is the one that has been unused for the longest time.

least significant bit  The rightmost bit in a MIPS word.

level-sensitive clocking  A timing methodology in which state changes occur at either high or low clock levels but are not instantaneous, as such changes are in edge-triggered designs.

linker  Also called link editor. A systems program that combines independently assembled machine language programs and resolves all undefined labels into an executable file.

liquid crystal display  A display technology using a thin layer of liquid polymers that can be used to transmit or block light according to whether a charge is applied.

load-use data hazard  A specific form of data hazard in which the data being loaded by a load instruction has not yet become available when it is needed by another instruction.

loader  A systems program that places an object program in main memory so that it is ready to execute.

local area network (LAN)  A network designed to carry data within a geographically confined area, typically within a single building.

local label  A label referring to an object that can be used only within the file in which it is defined.

local miss rate  The fraction of references to one level of a cache that miss; used in multilevel hierarchies.

lock  A synchronization device that allows access to data to only one processor at a time.

lookup tables (LUTs)  In a field programmable device, the name given to the cells because they consist of a small amount of logic and RAM.

loop unrolling  A technique to get more performance from loops that access arrays, in which multiple copies of the loop body are made and instructions from different iterations are scheduled together.

machine language  Binary representation used for communication within a computer system.

macro  A pattern-matching and replacement facility that provides a simple mechanism to name a frequently used sequence of instructions.

magnetic disk  Also called hard disk. A form of nonvolatile secondary memory composed of rotating platters coated with a magnetic recording material. Because they are rotating mechanical devices, access times are about 5 to 20 milliseconds and cost per gigabyte in 2012 was $0.05 to $0.10.

main memory  Also called primary memory. Memory used to hold programs while they are running; typically consists of DRAM in today’s computers.

memory  The storage area in which programs are kept when they are running and that contains the data needed by the running programs.

memory hierarchy  A structure that uses multiple levels of memories; as the distance from the processor increases, the size of the memories and the access time both increase.

message passing  Communicating between multiple processors by explicitly sending and receiving information.

metastability  A situation that occurs if a signal is sampled when it is not stable for the required setup and hold times, possibly causing the sampled value to fall in the indeterminate region between a high and low value.

microarchitecture  The organization of the processor, including the major functional units, their interconnection, and control.

million instructions per second (MIPS)  A measurement of program execution speed based on the number of millions of instructions. MIPS is computed as the instruction count divided by the product of the execution time and 10^6.
MIMD or Multiple Instruction streams, Multiple Data streams. A multiprocessor.

**minterms** Also called **product terms**. A set of logic inputs joined by conjunction (AND operations); the product terms form the first logic stage of the programmable logic array (PLA).

**miss penalty** The time required to fetch a block into a level of the memory hierarchy from the lower level, including the time to access the block, transmit it from one level to the other, insert it in the level that experienced the miss, and then pass the block to the requestor.

**miss rate** The fraction of memory accesses not found in a level of the memory hierarchy.

**most significant bit** The leftmost bit in a MIPS word.

**multicore microprocessor** A microprocessor containing multiple processors (“cores”) in a single integrated circuit. Virtually all microprocessors today in desktops and servers are multicore.

**multilevel cache** A memory hierarchy with multiple levels of caches, rather than just a cache and main memory.

**multiple issue** A scheme whereby multiple instructions are launched in one clock cycle.

**multiprocessor** A computer system with at least two processors. This computer is in contrast to a uniprocessor, which has one, and is increasingly hard to find today.

**multistage network** A network that supplies a small switch at each node.

**NAND gate** An inverted AND gate.

**normalized** A number in floating-point notation that has no leading 0s.

**NOT** A logical bit-by-bit operation with one operand that inverts the bits; that is, it replaces every 1 with a 0, and every 0 with a 1.

**object oriented language** A programming language that is oriented around objects rather than actions, or data versus logic.

**one’s complement** A notation that represents the most negative value by 10 … 000 two, and the most positive value by 01 … 11 two, leaving an equal number of negatives and positives but ending up with two zeros, one positive (00 … 00 two) and one negative (11 … 11 two). The term is also used to mean the inversion of every bit in a pattern: 0 to 1 and 1 to 0.

**opcode** The field that denotes the operation and format of an instruction.

**OpenMP** An API for shared memory multiprocessing in C, C++, or Fortran that runs on UNIX and Microsoft platforms. It includes compiler directives, a library, and runtime directives.

**OR** A logical bit-by-bit operation with two operands that calculates a 1 if there is a 1 in either operand.

**out-of-order execution** A situation in pipelined execution when an instruction
blocked from executing does not cause the following instructions to wait.

**output device** A mechanism that conveys the result of a computation, such as a display, to a user or to another computer.

**page fault** An event that occurs when an accessed page is not present in main memory.

**page table** The table containing the virtual to physical address translations in a virtual memory system. The table, which is stored in memory, is typically indexed by the virtual page number; each entry in the table contains the physical page number for that virtual page if the page is currently in memory.

**parallel processing program** A single program that runs on multiple processors simultaneously.

**PC-relative addressing** An addressing regime in which the address is the sum of the program counter (PC) and a constant in the instruction.

**personal computer (PC)** A computer designed for use by an individual, usually incorporating a graphics display, a keyboard, and a mouse.

**personal mobile devices (PMDs)** Are small wireless devices to connect to the Internet; they rely on batteries for power, and software is installed by downloading apps. Conventional examples are smartphones and tablets.

**physical address** An address in main memory.

**physically addressed cache** A cache that is addressed by a physical address.

**pipeline stall** Also called **bubble**. A stall initiated in order to resolve a hazard.

**pipelining** An implementation technique in which multiple instructions are overlapped in execution, much like an assembly line.

**pixel** The smallest individual picture element. Screens are composed of hundreds of thousands to millions of pixels, organized in a matrix.

**pop** Remove element from stack.

**precise interrupt** Also called **precise exception**. An interrupt or exception that is always associated with the correct instruction in pipelined computers.

**prefetching** A technique in which data blocks needed in the future are brought into the cache early by the use of special instructions that specify the address of the block.

**procedure** A stored subroutine that performs a specific task based on the parameters with which it is provided.

**procedure call frame** A block of memory that is used to hold values passed to a procedure as arguments, to save registers that a procedure may modify but that the procedure’s caller does not want changed, and to provide space for variables local to a procedure.

**procedure frame** Also called **activation record**. The segment of the stack containing a procedure’s saved registers and local variables.

**process** Includes one or more threads, the address space, and the operating system state. Hence, a process switch usually invokes the operating system, but not a thread switch.

**program counter (PC)** The register containing the address of the instruction in the program being executed.

**programmable array logic (PAL)** Contains a programmable and-plane followed by a fixed or-plane.

**programmable logic array (PLA)** A structured-logic element composed of a set of inputs and corresponding input complements and two stages of logic, the first generating product terms of the inputs and input complements, and the second generating sum terms of the product terms. Hence, PLAs implement logic functions as a sum of products.

**programmable logic device (PLD)** An integrated circuit containing combinational logic whose function is configured by the end user.

**programmable ROM (PROM)** A form of read-only memory that can be programmed when a designer knows its contents.
propagation time  The time required for an input to a flip-flop to propagate to the outputs of the flip-flop.

protection  A set of mechanisms for ensuring that multiple processes sharing the processor, memory, or I/O devices cannot interfere, intentionally or unintentionally, with one another by reading or writing each other's data. These mechanisms also isolate the operating system from a user process.

pseudoinstruction  A common variation of assembly language instructions often treated as if it were an instruction in its own right.

Pthreads  A UNIX API for creating and manipulating threads. It is structured as a library.

push  Add element to stack.

quotient  The primary result of a division; a number that when multiplied by the divisor and added to the remainder produces the dividend.

read-only memory (ROM)  A memory whose contents are designated at creation time, after which the contents can only be read. ROM is used as structured logic to implement a set of logic functions by using the terms in the logic functions as address inputs and the outputs as bits in each word of the memory.

receive message routine  A routine used by a processor in machines with private memories to accept a message from another processor.

recursive procedures  Procedures that call themselves either directly or indirectly through a chain of calls.

reduction  A function that processes a data structure and returns a single value.

reference bit  Also called use bit. A field that is set whenever a page is accessed and that is used to implement LRU or other replacement schemes.

reg  In Verilog, a register.

register file  A state element that consists of a set of registers that can be read and written by supplying a register number to be accessed.

register renaming  The renaming of registers by the compiler or hardware to remove antidependences.

register use convention  Also called procedure call convention. A software protocol governing the use of registers by procedures.

relocation information  The segment of a UNIX object file that identifies instructions and data words that depend on absolute addresses.

remainder  The secondary result of a division; a number that when added to the product of the quotient and the divisor produces the dividend.

reorder buffer  The buffer that holds results in a dynamically scheduled processor until it is safe to store the results to memory or a register.

reservation station  A buffer within a functional unit that holds the operands and the operation.

response time  Also called execution time. The total time required for the computer to complete a task, including disk accesses, memory accesses, I/O activities, operating system overhead, CPU execution time, and so on.

restartable instruction  An instruction that can resume execution after an exception is resolved without the exception's affecting the result of the instruction.

return address  A link to the calling site that allows a procedure to return to the proper address; in MIPS it is stored in register $ra.

rotational latency  Also called rotational delay. The time required for the desired sector of a disk to rotate under the read/write head; usually assumed to be half the rotation time.

Round  Method to make the intermediate floating-point result fit the floating-point format; the goal is typically to find the nearest number that can be represented in the format.

scientific notation  A notation that renders numbers with a single digit to the left of the decimal point.
**secondary memory**  Nonvolatile memory used to store programs and data between runs; typically consists of flash memory in PMDs and magnetic disks in servers.

**sector**  One of the segments that make up a track on a magnetic disk; a sector is the smallest amount of information that is read or written on a disk.

**seek**  The process of positioning a read/write head over the proper track on a disk.

**segmentation**  A variable-size address mapping scheme in which an address consists of two parts: a segment number, which is mapped to a physical address, and a segment offset.

**selector value**  Also called **control value**. The control signal that is used to select one of the input values of a multiplexor as the output of the multiplexor.

**semiconductor**  A substance that does not conduct electricity well.

**send message routine**  A routine used by a processor in machines with private memories to pass a message to another processor.

**sensitivity list**  The list of signals that specifies when an always block should be re-evaluated.

**separate compilation**  Splitting a program across many files, each of which can be compiled without knowledge of what is in the other files.

**sequential logic**  A group of logic elements that contain memory and hence whose value depends on the inputs as well as the current contents of the memory.

**server**  A computer used for running larger programs for multiple users, often simultaneously, and typically accessed only via a network.

**set-associative cache**  A cache that has a fixed number of locations (at least two) where each block can be placed.

**setup time**  The minimum time that the input to a memory device must be valid before the clock edge.

**shared memory multiprocessor (SMP)**  A parallel processor with a single physical address space.

**sign-extend**  Increases the size of a data item by replicating the high-order sign bit of the original data item in the high-order bits of the larger, destination data item.

**silicon**  A natural element that is a semiconductor.

**silicon crystal ingot**  A rod composed of a silicon crystal that is between 8 and 12 inches in diameter and about 12 to 24 inches long.

**SIMD**  or Single Instruction stream, Multiple Data streams. The same instruction is applied to many data streams, as in a vector processor.

**simple programmable logic device (SPLD)**  Programmable logic device, usually containing either a single PAL or PLA.

**simultaneous multithreading (SMT)**  A version of multithreading that lowers the cost of multithreading by utilizing the resources needed for multiple issue, dynamically scheduled microarchitecture.

**single precision**  A floating-point value represented in a single 32-bit word.

**single-cycle implementation**  Also called **single clock cycle implementation**. An implementation in which an instruction is executed in one clock cycle. While easy to understand, it is too slow to be practical.

**SISD**  or Single Instruction stream, Single Data stream. A uniprocessor.

**Software as a Service (SaaS)**  delivers software and data as a service over the Internet, usually via a thin program such as a browser that runs on local client devices, instead of binary code that must be installed, and runs wholly on that device. Examples include web search and social networking.

**source language**  The high-level language in which a program is originally written.

**spatial locality**  The locality principle stating that if a data location is referenced, data locations with nearby addresses will tend to be referenced soon.
speculation  An approach whereby the compiler or processor guesses the outcome of an instruction to remove it as a dependence in executing other instructions.
split cache  A scheme in which a level of the memory hierarchy is composed of two independent caches that operate in parallel with each other, with one handling instructions and one handling data.
SPMD  Single Program, Multiple Data streams. The conventional MIMD programming model, where a single program runs across all processors.
stack  A data structure for spilling registers organized as a last-in-first-out queue.
stack pointer  A value denoting the most recently allocated address in a stack that shows where registers should be spilled or where old register values can be found. In MIPS, it is register $sp$.
stack segment  The portion of memory used by a program to hold procedure call frames.
state element  A memory element, such as a register or a memory.
static data  The portion of memory that contains data whose size is known to the compiler and whose lifetime is the program's entire execution.
static multiple issue  An approach to implementing a multiple-issue processor where many decisions are made by the compiler before execution.
static random access memory (SRAM)  A memory where data is stored statically (as in flip-flops) rather than dynamically (as in DRAM). SRAMs are faster than DRAMs, but less dense and more expensive per bit.
sticky bit  A bit used in rounding in addition to guard and round that is set whenever there are nonzero bits to the right of the round bit.
stored-program concept  The idea that instructions and data of many types can be stored in memory as numbers, leading to the stored program computer.

strong scaling  Speed-up achieved on a multiprocessor without increasing the size of the problem.
structural hazard  When a planned instruction cannot execute in the proper clock cycle because the hardware does not support the combination of instructions that are set to execute.
structural specification  Describes how a digital system is organized in terms of a hierarchical connection of elements.
sum of products  A form of logical representation that employs a logical sum (OR) of products (terms joined using the AND operator).
supercomputer  A class of computers with the highest performance and cost; they are configured as servers and typically cost tens to hundreds of millions of dollars.
superscalar  An advanced pipelining technique that enables the processor to execute more than one instruction per clock cycle by selecting them during execution.
supervisor mode  Also called kernel mode. A mode indicating that a running process is an operating system process.
swap space  The space on the disk reserved for the full virtual memory space of a process.
symbol table  A table that matches names of labels to the addresses of the memory words that instructions occupy.
synchronization  The process of coordinating the behavior of two or more processes, which may be running on different processors.
synchronizer failure  A situation in which a flip-flop enters a metastable state and where some logic blocks reading the output of the flip-flop see a 0 while others see a 1.
synchronous system  A memory system that employs clocks and where data signals are read only when the clock indicates that the signal values are stable.

system call  A special instruction that transfers control from user mode to a dedicated location in supervisor code space,
invoking the exception mechanism in the process.

**system CPU time** The CPU time spent in the operating system performing tasks on behalf of the program.

**systems software** Software that provides services that are commonly useful, including operating systems, compilers, loaders, and assemblers.

**tag** A field in a table used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word.

**task-level parallelism or process-level parallelism** Utilizing multiple processors by running independent programs simultaneously.

**temporal locality** The principle stating that if a data location is referenced then it will tend to be referenced again soon.

**terabyte (TB)** Originally 1,099,511,627,776 (240) bytes, although communications and secondary storage systems developers started using the term to mean 1,000,000,000,000 (1012) bytes. To reduce confusion, we now use the term **tebibyte (TiB)** for 240 bytes, defining terabyte (TB) to mean 1012 bytes. (Figure 1.1 shows the full range of decimal and binary values and names.)

**text segment** The segment of a UNIX object file that contains the machine language code for routines in the source file.

**thread** A thread includes the program counter, the register state, and the stack. It is a lightweight process; whereas threads commonly share a single address space, processes don't.

**three Cs model** A cache model in which all cache misses are classified into one of three categories: compulsory misses, capacity misses, and conflict misses.

**throughput** Also called **bandwidth**. Another measure of performance, it is the number of tasks completed per unit time.

**tournament branch predictor** A branch predictor with multiple predictions for each branch and a selection mechanism that chooses which predictor to enable for a given branch.

**track** One of thousands of concentric circles that makes up the surface of a magnetic disk.

**transistor** An on/off switch controlled by an electric signal.

**translation-lookaside buffer (TLB)** A cache that keeps track of recently used address mappings to try to avoid an access to the page table.

**truth table** From logic, a representation of a logical operation by listing all the values of the inputs and then in each case showing what the resulting outputs should be.

**underflow (floating-point)** A situation in which a negative exponent becomes too large to fit in the exponent field.

**uniform memory access (UMA)** A multiprocessor in which latency to any word in main memory is about the same no matter which processor requests the access.

**units in the last place (ulp)** The number of bits in error in the least significant bits of the significand between the actual number and the number that can be represented.

**unmapped** A portion of the address space that cannot have page faults.

**unresolved reference** A reference that requires more information from an outside source to be complete.

**use latency** Number of clock cycles between a load instruction and an instruction that can use the result of the load without stalling the pipeline.

**user CPU time** The CPU time spent in a program itself.

**valid bit** A field in the tables of a memory hierarchy that indicates that the associated block in the hierarchy contains valid data.

**vector lane** One or more vector functional units and a portion of the vector register file.
Inspired by lanes on highways that increase traffic speed, multiple lanes execute vector operations simultaneously.

**vectored interrupt**  An interrupt for which the address to which control is transferred is determined by the cause of the exception.

**Verilog**  One of the two most common hardware description languages.

**very-large-scale integrated (VLSI) circuit**  A device containing hundreds of thousands to millions of transistors.

**very long instruction word (VLIW)**  A style of instruction set architecture that launches many operations that are defined to be independent in a single wide instruction, typically with many separate opcode fields.

**VHDL**  One of the two most common hardware description languages.

**virtual address**  An address that corresponds to a location in virtual space and is translated by address mapping to a physical address when memory is accessed.

**virtual machine**  A virtual computer that appears to have nondelayed branches and loads and a richer instruction set than the actual hardware.

**virtual memory**  A technique that uses main memory as a “cache” for secondary storage.

**virtually addressed cache**  A cache that is accessed with a virtual address rather than a physical address.

**volatile memory**  Storage, such as DRAM, that retains data only if it is receiving power.

**wafer**  A slice from a silicon ingot no more than 0.1 inches thick, used to create chips.

**weak scaling**  Speed-up achieved on a multiprocessor while increasing the size of the problem proportionally to the increase in the number of processors.

**wide area network (WAN)**  A network extended over hundreds of kilometers that can span a continent.

**wire**  In Verilog, specifies a combinational signal.

**word**  The natural unit of access in a computer, usually a group of 32 bits; corresponds to the size of a register in the MIPS architecture.

**workload**  A set of programs run on a computer that is either the actual collection of applications run by a user or constructed from real programs to approximate such a mix. A typical workload specifies both the programs and the relative frequencies.

**write buffer**  A queue that holds data while the data is waiting to be written to memory.

**write-back**  A scheme that handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced.

**write-through**  A scheme in which writes always update both the cache and the next lower level of the memory hierarchy, ensuring that data is always consistent between the two.

**yield**  The percentage of good dies from the total number of dies on the wafer.