

Chapter 2


MIPS I-type Instructions

MIPS Architecture Recap

- MIPS: typical of RISC ISAs
 - Keep it simple.
 - Keep it small.
 - Make the common case fast.

MIPS-32 ISA

- Instruction Categories
 - Computational (R-type)
 - Load/Store
 - Jump and Branch
 - Floating Point




3 Instruction Formats: all 32 bits wide



MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes

R-type Instruction Format




op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

MIPS R-type Instructions

- MIPS assembly language arithmetic instructions:


```
add $t0, $s1, $s2
```
- Each arithmetic instruction performs one operation.
- Each specifies exactly three operands that are all contained in the datapath's register file ($\$t0, \$s1, \$s2$)
 - destination \leftarrow source1 op source2
- Instruction Format



MIPS R-type Instructions

Instruction name	Mnemonic	Format	Encoding						
Add	ADD	R	0 ₁₀	rs	rt	rd	0 ₁₀	32 ₁₀	
Add Unsigned	ADDU	R	0 ₁₀	rs	rt	rd	0 ₁₀	33 ₁₀	
Subtract	SUB	R	0 ₁₀	rs	rt	rd	0 ₁₀	34 ₁₀	
Subtract Unsigned	SUBU	R	0 ₁₀	rs	rt	rd	0 ₁₀	35 ₁₀	
And	AND	R	0 ₁₀	rs	rt	rd	0 ₁₀	36 ₁₀	
Or	OR	R	0 ₁₀	rs	rt	rd	0 ₁₀	37 ₁₀	
Exclusive Or	XOR	R	0 ₁₀	rs	rt	rd	0 ₁₀	38 ₁₀	
Nor	NOR	R	0 ₁₀	rs	rt	rd	0 ₁₀	39 ₁₀	
Set on Less Than	SLT	R	0 ₁₀	rs	rt	rd	0 ₁₀	42 ₁₀	
Set on Less Than Unsigned	SLTU	R	0 ₁₀	rs	rt	rd	0 ₁₀	43 ₁₀	

Instruction name	Mnemonic	Format	Encoding						
Shift Left Logical	SLL	R	0 ₁₀	0 ₁₀	rt	rd	ra	0 ₁₀	
Shift Right Logical	SRL	R	0 ₁₀	0 ₁₀	rt	rd	sa	2 ₁₀	
Shift Right Arithmetic	SRA	R	0 ₁₀	0 ₁₀	rt	rd	sa	3 ₁₀	
Shift Left Logical Variable	SLLV	R	0 ₁₀	rs	rt	rd	0 ₁₀	4 ₁₀	
Shift Right Logical Variable	SRLV	R	0 ₁₀	rs	rt	rd	0 ₁₀	6 ₁₀	
Shift Right Arithmetic Variable	SRAV	R	0 ₁₀	rs	rt	rd	0 ₁₀	7 ₁₀	

MIPS R-type Instructions

Instruction name	Mnemonic	Format	Encoding						
Move from HI	MFHI	R	0 ₁₀	0 ₁₀	0 ₁₀	rd	0 ₁₀	16 ₁₀	
Move to HI	MTHI	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	17 ₁₀	
Move from LO	MFLO	R	0 ₁₀	0 ₁₀	0 ₁₀	rd	0 ₁₀	18 ₁₀	
Move to LO	MTLO	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	19 ₁₀	
Multiply	MULT	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	24 ₁₀	
Multiply Unsigned	MULTU	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	25 ₁₀	
Divide	DIV	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	26 ₁₀	
Divide Unsigned	DIVU	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	27 ₁₀	


Instruction name	Mnemonic	Format	Encoding						
Jump Register	JR	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	8 ₁₀	
Jump and Link Register	JALR	R	0 ₁₀	rs	0 ₁₀	rd	0 ₁₀	9 ₁₀	

MIPS I-Type Instructions


Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point

Registers



3 Instruction Formats: all 32 bits wide



MIPS I-type Instructions

Add Immediate	ADDI	I	8 ₁₀	rs	rd	immediate
Add Immediate Unsigned	ADDIU	I	9 ₁₀	\$s	\$d	immediate
Set on Less Than Immediate	SLTI	I	10 ₁₀	\$s	\$d	immediate
Set on Less Than Immediate Unsigned	SLTIU	I	11 ₁₀	\$s	\$d	immediate
And Immediate	ANDI	I	12 ₁₀	\$s	\$d	immediate
Or Immediate	ORI	I	13 ₁₀	\$s	\$d	immediate
Exclusive Or Immediate	XORI	I	14 ₁₀	\$s	\$d	immediate
Load Upper Immediate	LUI	I	15 ₁₀	0 ₁₀	\$d	immediate
Branch on Equal	BEQ	I	4 ₁₀	rs	rt	offset
Branch on Not Equal	BNE	I	5 ₁₀	rs	rt	offset
Branch on Less Than or Equal to Zero	BLEZ	I	6 ₁₀	rs	0 ₁₀	offset
Branch on Greater Than Zero	BGTZ	I	7 ₁₀	rs	0 ₁₀	offset
Branch on Less Than Zero	BLTZ	I	1 ₁₀	rs	0 ₁₀	offset
Branch on Greater Than or Equal to Zero	BGEZ	I	1 ₁₀	rs	1 ₁₀	offset
Branch on Less Than Zero and Link	BLTZAL	I	1 ₁₀	rs	16	offset
Branch on Greater Than or Equal to Zero and Link	BGEZAL	I	1 ₁₀	rs	17	offset

MIPS I-type Instructions


Instruction name	Mnemonic	Format	Encoding			
Load Byte	LB	I	32 ₁₀	rs	rt	offset
Load Halfword	LH	I	33 ₁₀	rs	rt	offset
Load Word Left	LWL	I	34 ₁₀	rs	rt	offset
Load Word	LW	I	35 ₁₀	rs	rt	offset
Load Byte Unsigned	LBU	I	36 ₁₀	rs	rt	offset
Load Halfword Unsigned	LHU	I	37 ₁₀	rs	rt	offset
Load Word Right	LWR	I	38 ₁₀	rs	rt	offset
Store Byte	SB	I	40 ₁₀	rs	rt	offset
Store Halfword	SH	I	41 ₁₀	rs	rt	offset
Store Word Left	SWL	I	42 ₁₀	rs	rt	offset
Store Word	SW	I	43 ₁₀	rs	rt	offset
Store Word Right	SWR	I	46 ₁₀	rs	rt	offset

Memory Operands

- Values must be fetched from memory before instructions can operate on them.


Load Word

lw \$t0, memory-address



Store Word

sw \$t0, memory-address




Deciphering the LW instruction


- lw Register1, Offset(Register2)
 - *Register1* – where the data from memory is placed.
 - The address of where the data resides in memory is calculated by adding the *offset* to the contents of *register2*.
 - The offset value is a 16-bit field, meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register.
- The operation of the sw instruction is analogous.

Machine Language - Load Instruction

- Load/Store Instruction Format (I format):



$$\begin{array}{r}
 24_{10} + \$s3 = \\
 \dots 0001\ 1000 \\
 + \dots 1001\ 0100 \\
 \hline
 \dots 1010\ 1100 = \\
 \qquad\qquad\qquad 0x120040ac
 \end{array}$$



Example Code

C code: `d[3] = d[2] + a;`


- Note that in MIPS assembly code, `$` is used to denote a register and `#` is used to denote a comment.
- Register `$s4` contains the base address of the array `d`
- Variable `a` is stored in register `$t1`

Assembly: `# implementation of C code`

```
lw  $t0, 8($s4) # d[2] is brought into $t0
add $t0, $t0, $t1 # the sum is in $t0
sw  $t0, 12($s4) # $t0 is stored into d[3]
```

Byte Addresses

- Since 8-bit bytes are useful for many things, most architectures allow *byte-level* addressing:
 - MIPS Alignment restriction - the memory address of a word must be on natural word boundaries (a multiple of 4).
- **Big Endian:** Leftmost byte is least-significant
 - IBM 360/370, Motorola 68k, Sparc, HP PA
- **Little Endian:** Rightmost byte is least-significant
 - Intel 80x86, DEC Vax, DEC Alpha (Windows NT)
- MIPS can actually be configured to work either way. The QTSpim simulator uses the byte ordering of the computer it is running on.



MIPS Immediate Instructions

- Small constants are used often in typical code.

```
addi $sp, $sp, 4    # $sp = $sp + 4
slti $t0, $s2, 15  # $t0 = 1 if $s2 < 15
```

- Machine format (I format):



- The constant is kept inside the instruction itself
 - Immediate format limits values to the range $+2^{15} - 1$ to -2^{15}

What About Larger Constants?


- Sometimes you need to load a 32-bit constant into a register. For this, you must use two instructions.
- The "load upper immediate" (lui) instruction loads the upper 16 bits:

```
lui $t0, 1010101010101010
```



- To load the lower 16 bits, you use:


```
ori $t0, $t0, 1010101010101010
```



MIPS Shift Operations (R format)

- Shifts move all the bits in a word left or right
`sll $t2, $s0, 8` `#$t2 = $s0 << 8 bits`
`srl $t2, $s0, 8` `#$t2 = $s0 >> 8 bits`

- Instruction Format (R format)




- Such shifts are called logical because they fill with zeros
 - Notice that a 5-bit `shamt` field is enough to shift a 32-bit value $2^5 - 1$ or 31 bit positions.

MIPS Logical Operations

- There are a number of *bit-wise* logical operations in the MIPS ISA:

`and $t0, $t1, $t2` `#$t0 = $t1 & $t2`
`or $t0, $t1, $t2` `#$t0 = $t1 | $t2`
`nor $t0, $t1, $t2` `#$t0 = not($t1 | $t2)`

- Instruction Format (R format)



`andi $t0, $t1, 0xFF00` `#$t0 = $t1 & ff00`
`ori $t0, $t1, 0xFF00` `#$t0 = $t1 | ff00`

- Instruction Format (I format)



Recap

- Talked about MIPS I-type instructions except for program flow control, like branch and jump instructions.
- Next class – program flow instructions, Booth's multiplication algorithm.